"jimjim" <(E-Mail Removed)> wrote in message
news:Z58Le.87766$(E-Mail Removed). uk...
>> It all depends how the GbE interface connect to the CPU.
> Do you know any possible ways?
PCI, PCI-E, and Intel's direct to northbridge thing, I think they call
it CSA.
>> I'm presuming the person asking the question knows they mean to ask
>> and is talking about bridging, not switching.
> I thought a switch is a multi-port bridge though! Do they have any
> fundamental functional differences?
I'm sorry, I mean to say "bridging, not *routing*".
>> It could also slow down the bridging process.
> Is there a possibility that the bridging process is carried out by
> hardware, just as in modern switches?
Not if you're talking about a commodity PC with two GbE interfaces.
There is nothing other than the CPU to do it in that case.
>> The problem is usually either the bandwidth to the GbE interfaces
> can you elaborate, plz?
If you put two GbE interfaces on a 32-bit 33Mhz PCI bus, and each packet
has to traverse the bus twice (once to be read in and once to be written
back out), the maximum bandwidth is 500Mbps total in both directions
(130MB/s is about 1Gbps, and you halve that). That means you could, at best
with perfect efficiency, handle 1/4 the possible traffic.
>> or the efficiency of interrupt handling.
> true! fine-grained clock interrupt rate.
You want one interrupt to occur and then the CPU to read multiple
packets without the outbound interface interrupting it after it sends each
packet. This is usually called "interrupt coalescing".
DS
|